High Performance Digital Circuit Techniques: Flip-flops, Adders - Sayed Alireza Sadrossadat - 書籍 - LAP LAMBERT Academic Publishing - 9783848420247 - 2012年3月1日
カバー画像とタイトルが一致しない場合、正しいのはタイトルです

High Performance Digital Circuit Techniques: Flip-flops, Adders

価格
¥ 7.561
税抜

遠隔倉庫からの取り寄せ

発送予定日 年8月7日 - 年8月19日
Sayed Alireza Sadrossadat の新しいリリースのお知らせを受け取る
iMusicのウィッシュリストに追加

まだ評価がありません

Achieving high performance is one of the most difficult challenges in designing digital circuits. Flip-flops and adders are key blocks in most digital systems and must therefore be designed to yield highest performance. In this book, a new high performance serial adder is developed while power consumption is attained. Also, a statistical framework for the design of flip-flops is introduced that ensures that such sequential circuits meet timing yield under performance criteria. Firstly, a high performance serial adder is developed based on the idea of having a constant delay for the addition of two operands. While conventional adders exhibit logarithmic delay. Also the proposed adder exhibits less area and power consumption. Secondly, a statistical framework for the design of flip-flops under process variations is presented in order to maximize their timing yield. In nanometer CMOS technologies, process variations significantly impact the timing performance of sequential circuits which may eventually cause their malfunction. Therefore, developing a framework for designing such circuits is inevitable.

メディア 書籍     Paperback Book   (ソフトカバーで背表紙を接着した本)
リリース済み 2012年3月1日
ISBN13 9783848420247
出版社 LAP LAMBERT Academic Publishing
ページ数 80
寸法 150 × 5 × 226 mm   ·   137 g
言語 ドイツ語