Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld - Shoab Ahmed Khan - 書籍 - LAP LAMBERT Academic Publishing - 9783847336778 - 2012年1月5日
カバー画像とタイトルが一致しない場合、正しいのはタイトルです

Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld

価格
¥ 10.132
税抜

遠隔倉庫からの取り寄せ

発送予定日 年8月3日 - 年8月13日
Shoab Ahmed Khan の新しいリリースのお知らせを受け取る
iMusicのウィッシュリストに追加

まだ評価がありません

Run-Time Reconfigurable Instruction Set Processors are next generation processors, which can optimize their instruction sets according to the demands of the applications being under execution on them. This optimization is achieved through reconfiguration in their hardware on fly. In this way the reconfigurable processors adapt their hardware, which is most suitable one for the running application and consequently they enhance the performance. Reconfigurable instruction set processors are the programmable processors that contain the reconfigurable logic in one or more of their functional units. The hardware design of such type of processors can be categorized into two main tasks: The design of reconfigurable logic itself and the design of the communication interface of reconfigurable logic with the remaining modules of the processor.

メディア 書籍     Paperback Book   (ソフトカバーで背表紙を接着した本)
リリース済み 2012年1月5日
ISBN13 9783847336778
出版社 LAP LAMBERT Academic Publishing
ページ数 184
寸法 150 × 11 × 226 mm   ·   292 g
言語 ドイツ語  

Shoab Ahmed Khanの他の作品を見る

すべて表示