この商品を友人に教える:
Design Space Exploration of Network-on-chip at System Level: a Genetic Algorithm Approach Rabindra Kumar Jena
Design Space Exploration of Network-on-chip at System Level: a Genetic Algorithm Approach
Rabindra Kumar Jena
About the Book: The goal of this text is to help students, researchers and academicians, who are working in the field of CAD for VLSI. Network-on-Chip(NoC) has been recently developed as an on-chip communication solution for System-on-Chip(SoC) design. This paradigm supports various communication resources at a time and overcomes the limitations of bus-based System. Design space exploration methodology at system level reduces the time-to-market pressure of the large and complex systems. On the other hand, design space exploration at system level is a combinatorial optimization problem. So, multi-objective Genetic Algorithm has been considered as an optimization tool for the design space exploration task. This book provides detailed methodology/algorithms to explore the design space of NoC at System Level using Genetic Algorithm. This book is the outcome of my PhD work. I hope this book will help all stake holders for extensive research in the field of NoC at System level.
| メディア | 書籍 Paperback Book (ソフトカバーで背表紙を接着した本) |
| リリース済み | 2012年1月11日 |
| ISBN13 | 9783847320050 |
| 出版社 | LAP LAMBERT Academic Publishing |
| ページ数 | 160 |
| 寸法 | 150 × 9 × 226 mm · 256 g |
| 言語 | ドイツ語 |