Sathish Vimalraj Antony Jayasekar

Low Power Digital Design Using Asynchronous Logic: Moving Towards Clock-less Design Sathish Vimalraj Antony Jayasekar

The need for low power design is motivated by several factors, such as the emergence of portable systems, thermal considerations, reliability issues, and, most importantly, environmental concerns. Lots of power is wasted in an electronic device when the system is idle. This book introduces a new method of achieving low power by reducing the dependency of the clock signal in the design. It mainly focuses on obtaining low power by implementing asynchronous logic.