Design Methodology for Highly Reliable Digital Asic Designs: Applied to Network-centric System Middleware Switch Processor - Vladimir Petrovic - 書籍 - LAP LAMBERT Academic Publishing - 9783659534157 - 2014年10月29日
カバー画像とタイトルが一致しない場合、正しいのはタイトルです

Design Methodology for Highly Reliable Digital Asic Designs: Applied to Network-centric System Middleware Switch Processor


商品が入荷したらメールで通知を受け取る
プロフィールはありますか? ログイン
Vladimir Petrovic の新しいリリースのお知らせを受け取る
iMusicのウィッシュリストに追加

まだ評価がありません

In spite of the huge research efforts and respectable scientific achievements, there are still challenges regarding the use of commercial ASIC technologies in space and safety-critical applications. The most important challenges are: 1. Radiation-hardened technologies are expensive (qualification and quality requirements are severe) and commercially not attractive (small volume production). 2. There is no standard integrated framework of circuit design techniques that provides simultaneous SEU, SET, and SEL fault-tolerance. 3. There is no standard design automation flow for fault-tolerant digital ASICs and SOCs. This book presents a design methodology for fault-tolerant ASIC that is based on redundant circuits with latchup protection and additional implementation steps during logic synthesis and layout generation. The proposed design approach provides the ASICs immune to the upsets, transients, and latchup faults by combining and integrating different fault-tolerant techniques in a carefully designed procedure.

メディア 書籍     Paperback Book   (ソフトカバーで背表紙を接着した本)
リリース済み 2014年10月29日
ISBN13 9783659534157
出版社 LAP LAMBERT Academic Publishing
ページ数 252
寸法 14 × 150 × 220 mm   ·   393 g
言語 ドイツ語  

Vladimir Petrovicの他の作品を見る

すべて表示