この商品を友人に教える:
Signal Integrity In Mother Board - Interconnect Theory and Design Rajeswari Packianathan
遠隔倉庫からの取り寄せ
クリスマスプレゼントは1月31日まで返品可能です
Signal Integrity In Mother Board - Interconnect Theory and Design
Rajeswari Packianathan
The tremendous growth of wireless technologies and semiconductor technology lead to smaller feature size, higher frequency of operation and faster speed. Therefore more signal lines of circuits or components are placed in a constrained space of printed circuit board. The close proximity of signal lines cause electromagnetic coupling. This electromagnetic coupling leads to signal integrity problems such as crosstalk and crosstalk induced jitter. Signal integrity is a major concern to measure the quality of signal. It can be minimized by the proper design of signal lines or interconnect lines. This book mainly focuses on interconnect design to reduce crosstalk. The analysis and design of this interconnect structure helps to printed circuit board designers and manufacturers for proper function of printed circuit board for high speed applications.
| メディア | 書籍 Paperback Book (ソフトカバーで背表紙を接着した本) |
| リリース済み | 2017年6月19日 |
| ISBN13 | 9783330330931 |
| 出版社 | LAP LAMBERT Academic Publishing |
| ページ数 | 72 |
| 寸法 | 152 × 229 × 4 mm · 117 g |
| 言語 | 英語 |