Modeling and Simulation of Arm Processor Architecture: Using Systemc - Nikhil Kothari - 書籍 - LAP LAMBERT Academic Publishing - 9783659120886 - 2012年6月15日
カバー画像とタイトルが一致しない場合、正しいのはタイトルです

Modeling and Simulation of Arm Processor Architecture: Using Systemc

価格
¥ 10.752
税抜

遠隔倉庫からの取り寄せ

発送予定日 年6月16日 - 年7月2日
iMusicのウィッシュリストに追加

A software model of processor core created using HDL can serve as the master device to verify functionalities of various slave devices. The hard model available from the manufacture may not be flexible & compatible with the software platform for the verifications. This book presents ARM Cortex- M3 processor model generated with the help of a modeling and verification tool like SystemC having inbuilt functions to reduce coding complexity. ARM Cortex ? M3 is a 32-bit RISC processor based on Thumb-2 core technology, which enhances performance with higher code densities. Increasing demand of high-end embedded applications such as mobile phones with space, power and cost constraints prefer RISC architecture against CISC. ARM architecture has made instructions simpler with fixed- length and easy pipelining in order to achieve single clock cycle throughput even at higher frequencies.

メディア 書籍     Paperback Book   (ソフトカバーで背表紙を接着した本)
リリース済み 2012年6月15日
ISBN13 9783659120886
出版社 LAP LAMBERT Academic Publishing
ページ数 156
寸法 150 × 9 × 226 mm   ·   235 g
言語 英語