Design of Low Leakage High Temperature Digital Cell Libraries: a Leakage Reduction Approach Using Stacked Transistors - Singaravelan Viswanathan Dr.chris Hutchens - 書籍 - VDM Verlag - 9783639006162 - 2008年5月20日
カバー画像とタイトルが一致しない場合、正しいのはタイトルです

Design of Low Leakage High Temperature Digital Cell Libraries: a Leakage Reduction Approach Using Stacked Transistors

価格
¥ 8.945
税抜

遠隔倉庫からの取り寄せ

発送予定日 2026年1月14日 - 2026年1月27日
クリスマスプレゼントは1月31日まで返品可能です
iMusicのウィッシュリストに追加

In today's world of semiconductors, the demand for reliable and power efficient high temperature electronic circuits that operate at temperatures in excess of 200C has been increasing. High temperature electronics find application in automotive, aviation and down-hole oil well drilling and monitoring circuits. Leakage currents are very high in such harsh environments and limit the operating range of these circuits. A novel approach of reducing leakage currents by using stacked transistors has been proposed in this book. As design complexity has been increasing day by day, laying out the circuits by hand is cumbersome and time-consuming process. Hence a custom ASIC cell library approach is preferred to reduce design time and shorten the time to market. This book analyses the advantages of SOI technology at high temperatures, the various leakage mechanisms and the stacked transistor approach to leakage reduction and also presents an overview of cell library design guidelines and timing characterization models. The book will be of interest to researchers and circuit designers in the area of high temperature electronics looking to build robust and power-efficient circuits.

メディア 書籍     Paperback Book   (ソフトカバーで背表紙を接着した本)
リリース済み 2008年5月20日
ISBN13 9783639006162
出版社 VDM Verlag
ページ数 72
寸法 150 × 220 × 10 mm   ·   113 g
言語 英語